Fig.1




Fig.2




Fig.4




Fig.5

MEMORY BANKS TRANSMISSION PACKETS (PERIOD 0) Q R S R-4 Q-2 #0 S-4 R-1 #1 DATA BLOCKS TO BE READ T-1 S-1 #2 S-4 | S-3 | S-2 | S-1 | R-4 | R-3 | R-2 | R-1 | Q-2 | Q-1 T-2 S-2 #3 (1) (3) (2) (4) (5) R-2 #4 T-3 S-3 **CURRENTLY READ BANKS** #5 T-4 R-3 Q-1 #0 #5 #4 #1 #2 #0 #5 #3 #1 #4 **MEMORY BANKS** #1 #2 #5 #3 #4 #0 #1 #4 #3 #2 (PERIOD 1) MEMORY BANKS ASSIGNED AS WRITE BANKS C-2 #0 DATA BLOCKS TO BE WRITTEN A-1 #1 C-1 D-2 D-1 C-3 C-2 C-1 B-3 B-2 B-1 A-2 A-1 #2 D-1 A-2 T-1 **RECEPTION PACKETS** D-2 B-1 T-2 #3 Α В C D #4 B-3 | T-3 C-3 #5 B-2 T-4





Fig.7







Fig.9

	WC				P1			P2			P3		P4		P5	
#0	[0]		0	0	Σ1-	-5	2	Σ 2-5	1		Σ 3-5	1	Σ 4-5	1	Σ5	1
#1	[1]		ΣΟ	0	0		0	Σ 2-0	1		Σ3-0	1	Σ 4-0	1	Σ 5-0	1
#2	[0]		Σ0-1	1	Σ1		1	0	0		Σ 3-1	2	Σ 4-1	2	Σ 5-1	2
#3	[0]		Σ0-2	1	Σ1-	2	1	Σ2	0		0	0	Σ 4-2	2	Σ 5-2	2
#4	[0]		Σ0-3	1	Σ1-	3	1	Σ 2-3	0		Σ3	0	0	0	Σ 5-3	2
#5	[1]		Σ0-4	1	Σ1-	4	1	Σ 2-4	0		Σ3-4	0	Σ4	0	0	0






Fig.12





Fig.13 PRIOR ART



1.5

Fig.14 PRIOR ART

